Path: OKDatasheet > Semiconductor Datasheet > Lattice Datasheet > M5LV-128/68-7YC
M5LV-128/68-7YC manual: 7ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
M5LV-128/68-7YC Similar
- M5LV-128/104-10VC
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-10VI
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-10YC
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-10YI
- 15ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-12VC
- 12ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-12VI
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-12YI
- 10ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
- M5LV-128/104-15VI
- 15ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
M5LV-128/68-7YC Datasheet and M5LV-128/68-7YC manual
Manufacturer : Lattice
Packing : PQFP
Pins : 100
Temperature : Min 0 °C | Max 70 °C
Size : 1126 KB
Application : 7ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
M5LV-128/68-7YC PDF Download