Path: OKDatasheet > Semiconductor Datasheet > Lattice Datasheet > M5-256/160-20YI
M5-256/160-20YI manual: 20ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
Path: OKDatasheet > Semiconductor Datasheet > Lattice Datasheet > M5-256/160-20YI
M5-256/160-20YI manual: 20ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)
Manufacturer : Lattice
Packing : PQFP
Pins : 100
Temperature : Min -40 °C | Max 85 °C
Size : 1126 KB
Application : 20ns fifth generation MACH architecture CPLD (Complex Programmable Logic Device)