Path: OKDatasheet > Semiconductor Datasheet > National Semiconductor Datasheet > JD54LS109BFA
JD54LS109BFA manual: Dual Positive Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
JD54LS109BFA Similar
- JD5400SDA
- Quad 2-Input NAND Gate
- JD5402SDA
- Quad 2-Input NOR Gate
- JD54F374SRA
- Octal D Flip-Flop with Clock Enable
- JD54F399BFA
- Quad 2-Port Register
- JD54LS04B2A
- Hex Inverter
- JD54LS08B2A
- Quad 2-Input AND Gate
- JD54LS109BFA
- Dual Positive Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
- JD54LS10B2A
- Triple 3-Input NAND Gate
JD54LS109BFA Datasheet and JD54LS109BFA manual
Manufacturer : National Semiconductor
Packing : Cerpack
Pins : 16
Temperature : Min 0 °C | Max 0 °C
Size : 148 KB
Application : Dual Positive Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
JD54LS109BFA PDF Download
